We experimentally demonstrate a monolithic 3D integrated complementary metal oxide semiconductor (CMOS) inverter using layered transition metal dichalcogenide semiconductor Nchannel (NMOS) and P-channel (PMOS) MOSFETs, which are sequentially integrated on two levels. The two devices share a common gate. Molybdenum disulphide and tungsten diselenide are used as channel materials for NMOS and PMOS, respectively, with an ON-to-OFF current ratio (I ON /I OFF ) greater than 10 6 and electron and hole mobilities of 37 and 236 cm 2 /Vs, respectively. The voltage gain of the monolithic 3D inverter is about 45 V/V at a supply voltage of 1.5 V and a gate length of 1 lm. This is the highest reported gain at the smallest gate length and the lowest supply voltage for any 3D integrated CMOS inverter using any layered semiconductor. Published by AIP Publishing. https://doi.org/10.1063/1.5004669
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Device scaling has been essential to increase integration density in semiconductor circuits and systems with the accompanied benefits of higher speed and lower power dissipation. 1 With scaling, several second order effects such as variability, parasitic resistance, and parasitic device and interconnect capacitance are limiting the performance of the devices, circuits, and systems.
2 Monolithic 3-dimensional (3D) integration in which active device layers are sequentially fabricated can improve the circuit and system performance by reducing the average interconnect length and capacitance, thereby increasing the circuit speed and decreasing power dissipation.
3 3D integration also enables the integration of heterogeneous active materials. To this effect, monolithic 3D integration of logic circuits, memory, and sensors was demonstrated. Layered transition metal dichalcogenides (TMDs) such as molybdenum disulphide (MoS 2 ), tungsten diselenide (WSe 2 ), and so on show promising electronic and optoelectronic properties. 4 TMDs allow precise thickness control down to a monolayer thickness (less than a nanometer), which could potentially solve an important problem in scaled devices, i.e., variation in the channel thickness in ultra-thin body devices. 5 Many of the TMD materials such as MoS 2 and WSe 2 have a lower dielectric constant, which can reduce the drain-to-channel coupling and hence improve the shortchannel performance of highly scaled devices. 6 The relative dielectric constant is $10.7 for the bulk and reduces to $3.4 for the monolayer thickness of MoS 2 . The in-plane and outof-plane dielectric constants of bulk MoS 2 are 7.43 and 15.4, respectively, and for monolayer MoS 2 , they are 1.63 and 7.36, respectively. 7 Transistors using MoS 2 and WSe 2 have shown low mobility degradation with a gate-to-channel electric field even at monolayer channel thickness. [8] [9] [10] A field-effect hole mobility as high as 300 cm 2 /Vs was reported for monolayer WSe 2 MOSFET. 10 Hence, monolithic 3D integration using TMDs is interesting for further scaling.
In the planar complementary metal oxide semiconductor (CMOS) static logic gates, the N-channel (NMOS) and the P-channel (PMOS) transistors are placed on the same plane. The gate, source, and drain electrodes are connected appropriately to form the inverter circuit as shown in Fig. 1 (a). It can be seen that a pair of NMOS and PMOS devices are present in the circuit, and electrically, they share the same gate electrode. A typical layout for the inverter is shown in Fig. 1(b) . The NMOS and the PMOS share the gate electrode. In many circuits such as NAND, NOR, XOR, and XNOR, the source and drain electrodes cannot always be shared and must be electrically isolated as shown in the generalized device structure [ Fig. 1(c) ]. This type of shared gate 3D architecture was explored for silicon MOSFETs and FinFETs and TMDs. 11, 12 To date, the only monolithic 3D integration using TMDs showed a CMOS inverter voltage 11 In comparison to Ref. 11 , in this work, we have added forming gas anneal, which is used as a cleaning step after the transfer of WSe 2 . Forming gas anneal was used to reduce the output conductance of the WSe 2 PMOS device and hence improve the voltage gain of the CMOS inverter. In this work, we report a high-gain monolithic 3D integrated common-gate CMOS inverter using MoS 2 as NMOS and WSe 2 as PMOS with a peak switching gain of about 45 V/V at V DD ¼ 1.5 V, which is the highest reported gain at the smallest gate length and the lowest supply voltage for any reported 3D integrated CMOS inverter using any channel material.
Device fabrication was carried out on a pþ doped silicon substrate with 260 nm of silicon dioxide (SiO 2 ). MoS 2 and WSe 2 flakes were transferred onto the substrate using the mechanical exfoliation method. Flakes with 3 nm to 6 nm thickness were chosen for further device fabrication. The chosen MoS 2 flakes were etched into rectangular shapes using xenon difluoride (XeF 2 ) gas. 13 40 nm of nickel (Ni) was evaporated and lifted-off to form the source/drain contacts to MoS 2 [ Fig. 2(a) ]. 1 nm of SiO x was evaporated as the seeding layer, and 20 nm zirconium dioxide (ZrO 2 ) deposited using atomic layer deposition (ALD) at 110 C acts as the high-j gate oxide [ Fig. 2(b) ]. Figure 2(c) shows the first layer MoS 2 MOSFET with a 40 nm Ni metal common gate for the MoS 2 N-MOSFET in the first layer and the WSe 2 P-MOSFET that will be formed on top of the first layer. Next, 20 nm of ZrO 2 was deposited at 110 C using ALD [ Fig. 2(d) ]. WSe 2 flake was transferred on top of the gate dielectric using a pick-and-place transfer method [ Fig. 2(e) ]. 8 The flake was etched into a rectangular shape using XeF 2 gas. At this stage, forming gas anneal was performed at 120 C for 30 min. Forming gas anneal is known to remove organic residues.
14 Forming gas anneal helps to clean the surface of WSe 2 . 10 nm of platinum (Pt) and 30 nm of gold (Au) were evaporated and lifted-off to form the S/D contacts to WSe 2 . Figure 2 (g) shows the device after the gate metal formation. , respectively. The electron field-effect mobility for MoS 2 was extracted to be 37 cm 2 /Vs, and the hole field-effect mobility for WSe 2 was 236 cm 2 /Vs, which are commensurate with those reported in the literature. [8] [9] [10] 15 The contact resistance of MoS 2 MOSFET is 1.45 kX lm and that of WSe 2 MOSFET is 1.04 kX lm on each side. The peak transconductance (g m ) for MoS 2 
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Sachid et al. Appl. Phys. Lett. 111, 222101 (2017) of the reported WSe 2 PMOS device was about 5 lS/lm. The forming gas anneal step that was added after the transfer of WSe 2 helped to obtain a cleaner surface and improved the output conductance. The voltage gain for a CMOS inverter is (g mn þ g mp )/(r on jjr op ), where r o is the output resistance of the device and the subscripts n and p refer to the NMOS and PMOS devices, respectively. 16 High g m and r o (¼1/g ds ) are required to achieve high switching voltage gain in a CMOS inverter. Figure 5 shows the voltage transfer characteristics and peak gain of a representative monolithic 3D integrated CMOS inverter. The highest peak gain of about 45 V/V is observed at V DD ¼ 1.5 V and gate length L G ¼ 1 lm, which is the highest gain reported at the smallest gate length and the lowest supply voltage for a monolithic 3D CMOS inverter using any channel material. To use an inverter in a circuit, switching must be achieved between 0 and V DD , preferably at around V DD /2. The inverter shown in Fig. 5 does not switch between 0 and V DD as the V T of NMOS is negative. Hence, the noise margins for the inverter cannot be calculated. Methods such as gate work function engineering, 17 channel doping, 9, 16, 18 and local back biasing 11, 19 can be used to achieve the correct V T for NMOS. Figure 6 shows the impact of substrate back-biasing (V B ) on the performance of MoS 2 NMOS and inverter. By applying a more negative back bias, the V T of the MoS 2 NMOS increases and becomes less negative. The V T changes from À1.32 V to À0.45 V when the back bias is changed from À50 V to À70 V, respectively. The back-bias-coefficient (c ¼ dV T /dV B ¼ C oxb /C oxf ¼ t oxf /t oxb ) is about 44 mV/V, where the subscripts oxf and oxb refer to the front and back oxides, respectively. 20 The low c is due to the thick SiO 2 layer and can be increased by decreasing the thickness of the 11, 15, 16, 19, 21, 22 Among all the reported monolithic 3D CMOS inverters using any channel materials, this work shows the highest voltage gain of 45 V/V, obtained at V DD ¼ 1.5 V and L G ¼ 1 lm (Fig. 7) . Previously reported implementation of the MoS 2 -WSe 2 monolithic 3D CMOS inverter showed a voltage gain of 10 V/V at V DD ¼ 3 V.
11
The monolithic 3D CMOS inverter using InAs (NMOS)/Ge (PMOS) showed a voltage gain of 45 V/V at V DD ¼ 4 V and L G ¼ 1.5 lm. 23 The carbon nanotube (CNT)-based 3D CMOS inverter showed a gain of about 8 V/V at V DD ¼ 5 V. 22 The gain of the inverter increases with the smaller channel length modulation parameter, k, which is inversely proportional to the gate length (L G ). CMOS inverters with longer L G will show higher gain. Hence, this work shows the highest gain at the smallest gate length for a 3D CMOS inverter using any channel material.
Monolithic 3D integration is essential to increase the integration density accompanied by higher speed and lower power dissipation. We demonstrate a monolithic 3D integrated CMOS inverter using layered transition metal dichalcogenides. For a monolithic 3D CMOS inverter using any layered semiconductor, we report the highest voltage gain of about 45 V/V, which is achieved at a supply voltage of 1.5 V and a gate length of 1 lm.
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